BEST AVAILABLE COPY

PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid QMB control number

Substitute for form 1449A/PTO				Complete if Known			
	INFORMATION DI STATEMENT BY			Application Number Filing Date First Named Inventor	10/6267/8 July 25, 2003 MIURA et al.		
(use as many sheets as necessary)				Art Unit Examiner Name	Unassigned LONG TRAN		
Sheet	1	of	1	Attorney Docket Number	\$00.33045CC3		

U.S. PATENT DOCUMENTS					
Examiner Initials'	Cite No.'	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Ekures Appear
		Number-Kind Code ² (if known)			
K.		US-4,839,306	06/1989	Wakamatsu	
KI		US-4,842,675	06/1989	Chapman et al.	
KN		US-4,860,070	08/1989	Arimoto et al.	
WA		US-4,890,147 ·	12/1989	Teng et al.	
		US-5,079,181	01/1992	Shimizu et al.	
KI		US-5,258,332	11/1993	Horioka et al.	
Ul		US-5,293,512	03/1994	Nishigoori et al.	
116		US-5,298,782	05/1994	Sundaresan	
14		US-5,329,138	07/1994	Mitani et al.	
W		US-5,332,683	07/1994	Miyashita et al.	
W		US-5,386,131	01/1995	Sato	
W		US-5,428,239	06/1995	Okumura et al.	
161		US-5,461,248	10/1995	Jun	

			GN PATENT DO	CUMENIS		
Examiner Initials'	Cite No. ¹	Foreign Patent Document	Publication	Country	Pages, Columns, Lines, Where Relevant	
		Country Code ³ –Number ⁴ –Kind Code ⁶ (if known)	Date MM-DD-YYYY		Passages or RelevantFigures Appear	
Chi.		JP 3-96249	04/1991	Japan (Abstract only)		
W		JP 3-236283	10/1991	Japan		
Uel		JP 4-127433	04/1992	Japan (Abstract only)		
				·		
		C	THER DOCUME	NTS		
Miura et al.,	"Residu	al Stress Measurement in Silicon Substrates a	ifter Thermal Oxidation	* JSMF Int'l Journal Series A V	oi 36 No. 3 1003 pages 302 2	LOB
Wolf, Fully	Recesse	ed Oxide Locos Processes*, Silicon Processing	o for the VLSI Fra. Vol.	II nane 28 2 3	oi. 30, 110. 3, 1883, pages 302-3	
Saito et al.,	*Develop	oment of a Stress Simulation Program For Ser Comp. Eng. Sci. 1991, pages 880-883	niconductor Devices C	onsidering Their Fabricating Proc	ess*, Computational Mechanics	'91
Saito et al.,	"A Two-l	Dimensional Thermal Oxidation Simulator Usin	ng Visco-Elastic Stress	Analysis", IEDM, 1989, pages 69	5-698	
Magdo et al 1978, pages	., "Frame 932-93	ed Recess Oxide Schme For Disclocation-Free 6	Planar Si Structures*,	SOLID-STATE SCIENCE AND	FECHNOLOGY, Vol. 125, No. 6	 -
	'A Bird's	Beak Free Local Oxidation Technology Feasit	ole for VLSI Circuits Fa	brication*, IEEE TRANSACTION	S ON ELECTRON DEVICES V	

Examiner Signature	LONG	TRAN	Date	11/01/04
Olditaine			Considered	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard St.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as Indicated on the document under WIPO Standard ST. 16 if possible. ⁸Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.